330 lines
12 KiB
C
330 lines
12 KiB
C
/**
|
|
******************************************************************************
|
|
* @file Examples_LL/TIM/TIM_BreakAndDeadtime/Src/main.c
|
|
* @author MCD Application Team
|
|
* @brief This example shows how to configure the TIMER peripheral to generate
|
|
* three center aligned PWM and complementary PWM signals,
|
|
* to insert a defined dead time value, to use the break feature and
|
|
* to lock the desired parameters, using the STM32F1xx TIM LL API.
|
|
* Peripheral initialization done using LL unitary services functions.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* <h2><center>© Copyright (c) 2016 STMicroelectronics.
|
|
* All rights reserved.</center></h2>
|
|
*
|
|
* This software component is licensed by ST under BSD 3-Clause license,
|
|
* the "License"; You may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at:
|
|
* opensource.org/licenses/BSD-3-Clause
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "main.h"
|
|
|
|
/** @addtogroup STM32F1xx_LL_Examples
|
|
* @{
|
|
*/
|
|
|
|
/** @addtogroup TIM_BreakAndDeadtime
|
|
* @{
|
|
*/
|
|
|
|
/* Private typedef -----------------------------------------------------------*/
|
|
/* Private define ------------------------------------------------------------*/
|
|
/* Private macro -------------------------------------------------------------*/
|
|
/* Private variables ---------------------------------------------------------*/
|
|
/* Private function prototypes -----------------------------------------------*/
|
|
__STATIC_INLINE void SystemClock_Config(void);
|
|
__STATIC_INLINE void ConfigureGPIO(void);
|
|
__STATIC_INLINE void ConfigureTIMBreakAndDeadtime(void);
|
|
|
|
/* Private functions ---------------------------------------------------------*/
|
|
|
|
/**
|
|
* @brief Main program
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
int main(void)
|
|
{
|
|
/* Configure the system clock to 72 MHz */
|
|
SystemClock_Config();
|
|
|
|
/* Configure GPIO ports */
|
|
ConfigureGPIO();
|
|
|
|
/* Configure timer instance */
|
|
ConfigureTIMBreakAndDeadtime();
|
|
|
|
/* Infinite loop */
|
|
while (1)
|
|
{
|
|
}
|
|
}
|
|
|
|
/**
|
|
* @brief This function enables the peripheral clocks on required GPIOs and
|
|
* configures PA.08 (TIM1_CH1), PB.13 (TIM1_CH1N), PA.09 (TIM1_CH2),
|
|
* PB.14 (TIM1_CH2N), PA.10 (TIM1_CH3), PB.15 (TIM1_CH3N) and
|
|
* PB.12 (TIM1_BKIN).
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
__INLINE void ConfigureGPIO(void)
|
|
{
|
|
/******************************/
|
|
/* Peripheral clocks enabling */
|
|
/******************************/
|
|
LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
|
|
LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
|
|
|
|
/*************************/
|
|
/* GPIO AF configuration */
|
|
/*************************/
|
|
|
|
/* GPIO TIM1_CH1 configuration */
|
|
LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_8, LL_GPIO_MODE_ALTERNATE);
|
|
LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_8, LL_GPIO_PULL_DOWN);
|
|
LL_GPIO_SetPinSpeed(GPIOA, LL_GPIO_PIN_8, LL_GPIO_SPEED_FREQ_HIGH);
|
|
|
|
/* GPIO TIM1_CH1N configuration */
|
|
LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_13, LL_GPIO_MODE_ALTERNATE);
|
|
LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_13, LL_GPIO_PULL_DOWN);
|
|
LL_GPIO_SetPinSpeed(GPIOB, LL_GPIO_PIN_13, LL_GPIO_SPEED_FREQ_HIGH);
|
|
|
|
/* GPIO TIM1_CH2 configuration */
|
|
LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_9, LL_GPIO_MODE_ALTERNATE);
|
|
LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_9, LL_GPIO_PULL_DOWN);
|
|
LL_GPIO_SetPinSpeed(GPIOA, LL_GPIO_PIN_9, LL_GPIO_SPEED_FREQ_HIGH);
|
|
|
|
/* GPIO TIM1_CH2N configuration */
|
|
LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_14, LL_GPIO_MODE_ALTERNATE);
|
|
LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_14, LL_GPIO_PULL_DOWN);
|
|
LL_GPIO_SetPinSpeed(GPIOB, LL_GPIO_PIN_14, LL_GPIO_SPEED_FREQ_HIGH);
|
|
|
|
/* GPIO TIM1_CH3 configuration */
|
|
LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_10, LL_GPIO_MODE_ALTERNATE);
|
|
LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_10, LL_GPIO_PULL_DOWN);
|
|
LL_GPIO_SetPinSpeed(GPIOA, LL_GPIO_PIN_10, LL_GPIO_SPEED_FREQ_HIGH);
|
|
|
|
/* GPIO TIM1_CH3N configuration */
|
|
LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_15, LL_GPIO_MODE_ALTERNATE);
|
|
LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_15, LL_GPIO_PULL_DOWN);
|
|
LL_GPIO_SetPinSpeed(GPIOB, LL_GPIO_PIN_15, LL_GPIO_SPEED_FREQ_HIGH);
|
|
|
|
/* GPIO TIM1_BKIN configuration */
|
|
LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_12, LL_GPIO_MODE_ALTERNATE);
|
|
LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_12, LL_GPIO_PULL_DOWN);
|
|
LL_GPIO_SetPinSpeed(GPIOB, LL_GPIO_PIN_12, LL_GPIO_SPEED_FREQ_HIGH);
|
|
}
|
|
|
|
/**
|
|
* @brief This function enables the peripheral clock on TIM1,
|
|
* configures the TIM1 counter in center-aligned mode,
|
|
* configures the output channels to generate complementary PWM signals
|
|
* with 4 us dead-time insertion, configures the break function,
|
|
* sets the lock level and starts output signals generation.
|
|
* @note Peripheral configuration is minimal configuration from reset values.
|
|
* Thus, some useless LL unitary functions calls below are provided as
|
|
* commented examples - setting is default configuration from reset.
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
__STATIC_INLINE void ConfigureTIMBreakAndDeadtime(void)
|
|
{
|
|
/*****************************/
|
|
/* Peripheral clock enabling */
|
|
/*****************************/
|
|
/* Enable the peripheral clock of TIM1 */
|
|
LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
|
|
|
|
/***************************/
|
|
/* Time base configuration */
|
|
/***************************/
|
|
/* Select center-aligned mode */
|
|
LL_TIM_SetCounterMode(TIM1, LL_TIM_COUNTERMODE_CENTER_UP);
|
|
|
|
/* Set the TIM1 prescaler to get counter clock frequency at 10 MHz */
|
|
/* In this example TIM1 input clock (TIM1CLK) frequency is set to APB2 */
|
|
/* (PCLK2), since APB2 pre-scaler is equal to 1. */
|
|
/* TIM1CLK = PCLK2 */
|
|
/* PCLK2 = HCLK */
|
|
/* => TIM1CLK = HCLK = SystemCoreClock (72 Mhz) */
|
|
LL_TIM_SetPrescaler(TIM1, __LL_TIM_CALC_PSC(SystemCoreClock, 10000000));
|
|
|
|
/* Set the TIM1 auto-reload register to get a PWM frequency at 10 KHz */
|
|
/* Note that in macro call below, targeted PWM frequency must be multiplied */
|
|
/* by 2 when the counter operates in center-aligned mode (due to the */
|
|
/* symmetry of the pattern). */
|
|
LL_TIM_SetAutoReload(TIM1, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIM1), 10000*2));
|
|
|
|
/*********************************/
|
|
/* Output waveform configuration */
|
|
/*********************************/
|
|
/* Set output channel 1 in PWM1 mode */
|
|
LL_TIM_OC_SetMode(TIM1, LL_TIM_CHANNEL_CH1, LL_TIM_OCMODE_PWM1);
|
|
|
|
/* Output channel 1 configuration: */
|
|
LL_TIM_OC_ConfigOutput(TIM1, LL_TIM_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH | LL_TIM_OCIDLESTATE_HIGH);
|
|
|
|
/* Set PWM output channel 1 duty cycle to 50% */
|
|
LL_TIM_OC_SetCompareCH1(TIM1, LL_TIM_GetAutoReload(TIM1) * 500 / 1000 );
|
|
|
|
/* Set output channel 2 in PWM1 mode */
|
|
LL_TIM_OC_SetMode(TIM1, LL_TIM_CHANNEL_CH2, LL_TIM_OCMODE_PWM1);
|
|
|
|
/* Output channel 2 configuration: */
|
|
LL_TIM_OC_ConfigOutput(TIM1, LL_TIM_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH | LL_TIM_OCIDLESTATE_HIGH);
|
|
|
|
/* Set PWM output channel 2 duty cycle to 25% */
|
|
LL_TIM_OC_SetCompareCH2(TIM1, LL_TIM_GetAutoReload(TIM1) * 250 / 1000 );
|
|
|
|
/* Set output channel 3 in PWM1 mode */
|
|
LL_TIM_OC_SetMode(TIM1, LL_TIM_CHANNEL_CH3, LL_TIM_OCMODE_PWM1);
|
|
|
|
/* Output channel 3 configuration: */
|
|
LL_TIM_OC_ConfigOutput(TIM1, LL_TIM_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH | LL_TIM_OCIDLESTATE_HIGH);
|
|
|
|
/* Set PWM output channel 3 duty cycle to 12.5% */
|
|
LL_TIM_OC_SetCompareCH3(TIM1, LL_TIM_GetAutoReload(TIM1) * 125 / 1000 );
|
|
|
|
/* Enable register preload for every output channels */
|
|
LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
|
|
LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);
|
|
LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
|
|
|
|
/* Set dead time to 4 us (4000 ns) */
|
|
LL_TIM_OC_SetDeadTime(TIM1, __LL_TIM_CALC_DEADTIME(SystemCoreClock, LL_TIM_GetClockDivision(TIM1), 4000));
|
|
|
|
/********************************/
|
|
/* Break function configuration */
|
|
/********************************/
|
|
/* Break input configuration: */
|
|
LL_TIM_ConfigBRK(TIM1, LL_TIM_BREAK_POLARITY_HIGH);
|
|
|
|
/* Outputs are automatically re-enabled when the *break input is no longer */
|
|
/* active */
|
|
LL_TIM_EnableAutomaticOutput(TIM1);
|
|
|
|
/* Select the outputs off state in Idle and Run modes */
|
|
LL_TIM_SetOffStates(TIM1, LL_TIM_OSSI_ENABLE, LL_TIM_OSSR_ENABLE);
|
|
|
|
/* Enable the break input: */
|
|
LL_TIM_EnableBRK(TIM1);
|
|
|
|
/**************************/
|
|
/* Lock level programming */
|
|
/**************************/
|
|
/* Set lock level to 1: */
|
|
/* From this point onward, deadtime, outputs idle state, break input */
|
|
/* configuration and automatic output enabling can no longer be written */
|
|
LL_TIM_CC_SetLockLevel(TIM1, LL_TIM_LOCKLEVEL_1);
|
|
|
|
/**********************************/
|
|
/* Start output signal generation */
|
|
/**********************************/
|
|
/* Enable outputs OC1, OC1N, OC2, OC2N, OC3 and OC3N */
|
|
LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH1 |
|
|
LL_TIM_CHANNEL_CH1N |
|
|
LL_TIM_CHANNEL_CH2 |
|
|
LL_TIM_CHANNEL_CH2N |
|
|
LL_TIM_CHANNEL_CH3 |
|
|
LL_TIM_CHANNEL_CH3N);
|
|
|
|
/* Enable TIM1 outputs */
|
|
LL_TIM_EnableAllOutputs(TIM1);
|
|
|
|
/* Enable counter */
|
|
LL_TIM_EnableCounter(TIM1);
|
|
|
|
/* Force update generation */
|
|
LL_TIM_GenerateEvent_UPDATE(TIM1);
|
|
}
|
|
|
|
/**
|
|
* @brief System Clock Configuration
|
|
* The system Clock is configured as follow :
|
|
* System Clock source = PLL (HSE)
|
|
* SYSCLK(Hz) = 72000000
|
|
* HCLK(Hz) = 72000000
|
|
* AHB Prescaler = 1
|
|
* APB1 Prescaler = 2
|
|
* APB2 Prescaler = 1
|
|
* HSE Frequency(Hz) = 8000000
|
|
* PLLMUL = 9
|
|
* Flash Latency(WS) = 2
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
void SystemClock_Config(void)
|
|
{
|
|
/* Set FLASH latency */
|
|
LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
|
|
|
|
/* Enable HSE oscillator */
|
|
LL_RCC_HSE_EnableBypass();
|
|
LL_RCC_HSE_Enable();
|
|
while(LL_RCC_HSE_IsReady() != 1)
|
|
{
|
|
};
|
|
|
|
/* Main PLL configuration and activation */
|
|
LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_9);
|
|
|
|
LL_RCC_PLL_Enable();
|
|
while(LL_RCC_PLL_IsReady() != 1)
|
|
{
|
|
};
|
|
|
|
/* Sysclk activation on the main PLL */
|
|
LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
|
|
LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
|
|
while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
|
|
{
|
|
};
|
|
|
|
/* Set APB1 & APB2 prescaler*/
|
|
LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
|
|
LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
|
|
|
|
/* Set systick to 1ms in using frequency set to 72MHz */
|
|
LL_Init1msTick(72000000);
|
|
|
|
/* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
|
|
LL_SetSystemCoreClock(72000000);
|
|
}
|
|
|
|
#ifdef USE_FULL_ASSERT
|
|
|
|
/**
|
|
* @brief Reports the name of the source file and the source line number
|
|
* where the assert_param error has occurred.
|
|
* @param file: pointer to the source file name
|
|
* @param line: assert_param error line source number
|
|
* @retval None
|
|
*/
|
|
void assert_failed(uint8_t *file, uint32_t line)
|
|
{
|
|
/* User can add his own implementation to report the file name and line number,
|
|
ex: printf("Wrong parameters value: file %s on line %d", file, line) */
|
|
|
|
/* Infinite loop */
|
|
while (1)
|
|
{
|
|
}
|
|
}
|
|
#endif
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|