95 lines
3.6 KiB
Plaintext
95 lines
3.6 KiB
Plaintext
/**
|
|
@page TIM_OutputCompare TIM example
|
|
|
|
@verbatim
|
|
******************** (C) COPYRIGHT 2016 STMicroelectronics *******************
|
|
* @file Examples_LL/TIM/TIM_OutputCompare/readme.txt
|
|
* @author MCD Application Team
|
|
* @brief Description of the TIM_OutputCompare example.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* Copyright (c) 2016 STMicroelectronics.
|
|
* All rights reserved.
|
|
*
|
|
* This software is licensed under terms that can be found in the LICENSE file
|
|
* in the root directory of this software component.
|
|
* If no LICENSE file comes with this software, it is provided AS-IS.
|
|
*
|
|
******************************************************************************
|
|
@endverbatim
|
|
|
|
@par Example Description
|
|
|
|
Configuration of the TIM peripheral to generate an output
|
|
waveform in different output compare modes. This example is based on the
|
|
STM32F1xx TIM LL API. The peripheral initialization uses
|
|
LL unitary service functions for optimization purposes (performance and size).
|
|
|
|
In this example TIM2 input clock (TIM2CLK) frequency is set to APB1 clock (PCLK1),
|
|
since APB1 pre-scaler is equal to 1.
|
|
TIM2CLK = PCLK1
|
|
PCLK1 = HCLK
|
|
=> TIM2CLK = HCLK = SystemCoreClock (72 Mhz)
|
|
|
|
To set the TIM2 counter clock frequency to 10 KHz, the pre-scaler (PSC) is
|
|
calculated as follows:
|
|
PSC = (TIM2CLK / TIM2 counter clock) - 1
|
|
PSC = (SystemCoreClock /10 KHz) - 1
|
|
|
|
SystemCoreClock is set to 72 MHz for STM32F1xx Devices.
|
|
|
|
Auto-reload (ARR) is calculated to get a time base period of 100 ms,
|
|
meaning a time base frequency of 10 Hz.
|
|
ARR = (TIM2 counter clock / time base frequency) - 1
|
|
ARR = (TIM2 counter clock / 10) - 1
|
|
|
|
The capture/compare register (CCR1) of the output channel is set to half the
|
|
auto-reload value. Therefore the timer output compare delay is 50 ms.
|
|
Generally speaking this delay is calculated as follows:
|
|
CC1_delay = TIM2 counter clock / CCR1
|
|
|
|
The timer output channel is mapped on the pin PA.00. You can connect it to
|
|
an oscilloscope to monitor the waveform.
|
|
|
|
User push-button can be used to change the output compare mode:
|
|
- When the output channel is configured in output compare toggle: The output
|
|
TOGGLES when the counter (CNT) matches the capture/compare register (CCR1).
|
|
- When the output channel is configured in output compare active: The output is
|
|
switched ON when the counter (CNT) matches the capture/compare register
|
|
(CCR1).
|
|
- When the output channel is configured in output compare inactive: The output is
|
|
switched OFF when the counter (CNT) matches the capture/compare register
|
|
(CCR1).
|
|
|
|
Initially the output channel is configured in output compare toggle mode.
|
|
|
|
@par Directory contents
|
|
|
|
- TIM/TIM_OutputCompare/Inc/stm32f1xx_it.h Interrupt handlers header file
|
|
- TIM/TIM_OutputCompare/Inc/main.h Header for main.c module
|
|
- TIM/TIM_OutputCompare/Inc/stm32_assert.h Template file to include assert_failed function
|
|
- TIM/TIM_OutputCompare/Src/stm32f1xx_it.c Interrupt handlers
|
|
- TIM/TIM_OutputCompare/Src/main.c Main program
|
|
- TIM/TIM_OutputCompare/Src/system_stm32f1xx.c STM32F1xx system source file
|
|
|
|
|
|
@par Hardware and Software environment
|
|
|
|
- This example runs on STM32F103xB devices.
|
|
|
|
- This example has been tested with STM32F103RB-Nucleo board and can be
|
|
easily tailored to any other supported device and development board.
|
|
|
|
- Connect PA.00 (TIM2 Channel1) to an oscilloscope.
|
|
|
|
@par How to use it ?
|
|
|
|
In order to make the program work, you must do the following :
|
|
- Open your preferred toolchain
|
|
- Rebuild all files and load your image into target memory
|
|
- Run the example
|
|
|
|
|
|
*/
|